Performance modeling and code partitioning for the DS architecture | IEEE Conference Publication | IEEE Xplore