The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays | IEEE Conference Publication | IEEE Xplore