MIRA: A Multi-layered On-Chip Interconnect Router Architecture | IEEE Conference Publication | IEEE Xplore