A new strategy for test pattern generation in sequential circuits | IEEE Conference Publication | IEEE Xplore