An analog MOS model for circuit simulation and benchmark test results | IEEE Conference Publication | IEEE Xplore