Iterated timing analysis with dynamic partitioning technique for bipolar transistor circuits | IEEE Conference Publication | IEEE Xplore