A design technique for polyphase decimators with binary constrained coefficients for high resolution A/D converters | IEEE Conference Publication | IEEE Xplore