Fault-tolerant architectures for shared buffer memory switch | IEEE Conference Publication | IEEE Xplore