A VLSI systolic array architecture for Lempel-Ziv-based data compression | IEEE Conference Publication | IEEE Xplore