PLL/DLL system noise analysis for low jitter clock synthesizer design | IEEE Conference Publication | IEEE Xplore