Unification of speed, power, area, and reliability in CMOS tapered buffer design | IEEE Conference Publication | IEEE Xplore