High performance CMOS macromodule layout synthesis | IEEE Conference Publication | IEEE Xplore