VLSI architectures for computing exponentiations, multiplicative inverses, and divisions in GF(2/sup m/) | IEEE Conference Publication | IEEE Xplore