A 2 1/2 -dimensional systolic array architecture | IEEE Conference Publication | IEEE Xplore