An architecture for integrated reliability simulators using analog hardware description languages | IEEE Conference Publication | IEEE Xplore