190-MHz CMOS 4-Kbyte pipelined caches | IEEE Conference Publication | IEEE Xplore