Logic reduction in timed asynchronous circuits | IEEE Conference Publication | IEEE Xplore