Highly parallel VLSI architectures for linear convolution | IEEE Conference Publication | IEEE Xplore