A digit-serial VLSI architecture for delayed LMS adaptive FIR filtering | IEEE Conference Publication | IEEE Xplore