Architecture and memory requirements for stand-alone and hierarchical MPEG2 HDTV-decoders with synchronous DRAMs | IEEE Conference Publication | IEEE Xplore