VLSI implementation of a new bit-level pipelined architecture for 2-D allpass digital filters | IEEE Conference Publication | IEEE Xplore