A novel approach to testing LUT-based FPGAs | IEEE Conference Publication | IEEE Xplore