Power reduction through iterative gate sizing and voltage scaling | IEEE Conference Publication | IEEE Xplore