A routability and performance driven technology mapping algorithm for LUT based FPGA designs | IEEE Conference Publication | IEEE Xplore