Low-power distributed arithmetic architectures using nonuniform memory partitioning | IEEE Conference Publication | IEEE Xplore