High speed V.32 trellis encoder/decoder implementation using FPGA | IEEE Conference Publication | IEEE Xplore