High performance analog and digital PLL design | IEEE Conference Publication | IEEE Xplore