Methodology of layout based schematic and its usage in efficient high performance CMOS design | IEEE Conference Publication | IEEE Xplore