Design of a transistor-mismatch-insensitive switched-current memory cell | IEEE Conference Publication | IEEE Xplore