The design of a 1 V, 40 MHz, current-mode sample-and-hold circuit with 10-bit linearity | IEEE Conference Publication | IEEE Xplore