An area-efficient analog VLSI architecture for state-parallel Viterbi decoding | IEEE Conference Publication | IEEE Xplore