Design of low-jitter 1-GHz phase-locked loops for digital clock generation | IEEE Conference Publication | IEEE Xplore