A practical load-optimized VCO design for low-jitter 5 V 500 MHz digital phase-locked loop | IEEE Conference Publication | IEEE Xplore