High speed multistage CMOS clock buffers with pulse width control loop | IEEE Conference Publication | IEEE Xplore