Interconnect layout macromodelling and simulation in high speed circuits | IEEE Conference Publication | IEEE Xplore