A low latency bi-directional serial-parallel multiplier architecture | IEEE Conference Publication | IEEE Xplore