Design of an inter-plane circuit for clocked PLAs | IEEE Conference Publication | IEEE Xplore