Optimal layout of hexagonal minimum spanning trees in linear time [VLSI] | IEEE Conference Publication | IEEE Xplore