Hardware-Efficient Architecture Design of Tree-Depth Scanning and Multiple Quantization Scheme for MPEG-4 Still Texture Coding

Hao-Chieh Chang, Zhong-Lan Yang, Chung-Jr Lian and Liang-Gee Chen

DSP/IC Design Lab, Department of Electrical Engineering National Taiwan University, Taipei, Taiwan, R.O.C. Email: {howard, lgchen}@video.ee.ntu.edu.tw

ABSTRACT

This paper presents a hardware-efficient architecture of tree-depth scanning (TDS) and multiple-quantization (MQ) scheme for MPEG-4 still texture coding. By means of the novel architecture, the TDS can achieve its maximal throughput to area ratio and minimal external memory access with only one wavelet-tree size on-chip memory. Besides, MQ adopts the proposed POT (power of 2) quantization, which is proved to have very similar performance with generic (user-defined coefficients) scalar quantization, to achieve the most cost-effective hardware implementation. The prototyping chip has been implemented in a TSMC 0.35 μm CMOS technology. This architecture can handle 30 4-CIF frames per second with 5 spatial layers and 3 SNR layers scalability at 100 MHz clock frequency.

I. INTRODUCTION

Recently, still texture coding [1]-[4] becomes an important part of image technology because of the compression requirements of rapidly increasing Internet activities and image transmission demands. One traditional image compression algorithm, JPEG [5], can compress images with good quality at medium bit-rate. However, the image quality would become unacceptable at low bit-rate due to the block artifacts caused by block-based coding scheme. A newly finalized standard, MPEG-4 [6], can provide the solution for this drawback. MPEG-4 comprises a scalable still-texture coding tool, which employs the frame-based coding scheme, to avoid the blocking artifact at low bit-rate. The block diagram of MPEG-4 still texture coding is shown in Fig. 1. This tool can be divided into three major stages: wavelet transform, compression and entropy coding. The wavelet transform [7] decomposes the input image into several subbands with various resolutions. The lowest frequency subband, i.e. in the top-left corner, is called DC band. The rest higher frequency subbands are called AC bands. The DC coefficients (i.e. wavelet coefficients in DC band) and AC coefficients are then quantized and compressed using DPCM coding and zerotree coding separately at the compression and entropy coding stages.

MPEG-4 still texture coding adopts the EZW-based [4] algorithm as the zerotree coding for AC coefficients. Many previous studies [8]-[11] put their attention on the EZW [1] coding but the architecture designs of MPEG-4 still texture coding are seldom mentioned currently. However, MPEG-4 is expected to dominate the multimedia communication technology in the near future and would be embedded in a variety of applications, such as mobile phones and digital cameras.

In such portable or mobile devices, it could be expected that a dedicated hardware solution is the best candidate in the tradeoff of power, throughput and cost issues. This motivates us the attempt of optimizing the hardwire architecture design for the MPEG-4 still texture coding. Since architecture designs of wavelet transform and arithmetic coding are widely discussed, merely the architecture design of zerotree coding for MPEG-4 still texture coding is addressed in this paper.




Figure 1. Block Diagram of MPEG-4 Still Texture Coding

In this paper, we propose a novel architecture of treedepth scanning and multiple quantization for MPEG-4 still texture coding. It is implemented by several design techniques, such as the symbol registration to decrease the memory access for the recursive symbol assignments of TDS and the POT quantization that can reduce the hardware complexity with negligible bit-rate increase. This design is also highly modularized such that it can be easily integrated with discrete wavelet transform and arithmetic coder to construct a complete MPEG-4 still texture encoder.

II. TREE-DEPTH SCANNING AND MULTIPLE QUANTIZATION SCHEME

The zerotree coding algorithm exploits the selfsimilarity of the parent-children relationship to efficiently encode AC coefficients. The self-similarity means that if a coefficient is quantized to zero, it becomes "insignificant", and its descendants are also likely to be "insignificant". According to this selfsimilarity property, quantized AC coefficients can be efficiently represented by the following symbols: zerotree root (ZTR), isolated zero (IZ), value (VAL), value zerotree root (VZTR) and zerotree root descendant (ZTR D). A ZTR denotes that a coefficient is the root of a zerotree. A ZTR can be decided if all its four children are also zerotree roots. An IZ implies that a coefficient is insignificant, but has non-zero descendants. A VAL symbol means that a coefficient has non-zero amplitude and non-zero descendants. A VZTR denotes a coefficient that is significant and all of its four children are zerotree roots. An additional symbol, ZTR_D, which represents the descendant of a ZTR or VZTR, is introduced to indicate the different context models of the arithmetic coder. The tree-depth scanning order is demonstrated in Fig. 2, in which all coefficients in the same wavelet tree are scanned before scanning the coefficients in the next wavelet tree. For example, indices 4, 5, ..., 24 represent one wavelet tree. Coefficients in this tree are first encoded, then proceed to the next tree, indices 25, 26, ..., 45. The tree-depth scanning method could provide the quality scalability.

0	1 .		£7	5	6	68		9	10	13	14	72	73	76	77
2	3	130	193	vele	(ا	76	V.	11	12	15	16	74	75	78	79
25	88	46	109	131	132	194	195	17	18	21	22	80	81	84	85
153	214	172	235	133	134	196	197	19	20	23	24	82	83	86	87
26 WA	vel.		90 rei	47	48	110	111	135	136	139	140	198	199	202	203
28	29		92	49	50	112	113	137	138	141	142	200	201	204	205
152	153	215	216	173	174	236	237	143	144	147	148	206	207	210	211
154	155	217	218	175	176	238	239	145	146	149	150	208	209	212	213
30	3 1	34	35	93	94	97	98	51	52	55	56	114	115	118	119
32	33	36	37	95	96	99	100	53	54	57	58	116	117	120	121
38	39	42	43	101	102	105	106	59	60	63	64	122	123	126	127
40	41	44	45	103	104	107	108	61	62	65	66	124	125	128	129
156	157	160	161	219	220	223	224	177	178	181	182	240	241	244	245
158	159	162	163	221	222	225	226	179	180	183	184	242	243	246	247
164	165	168	169	227	228	231	232	185	186	189	190	248	249	252	253
166	167	170	171	229	230	233	234	187	188	191	192	250	251	254	255

Figure 2. Tree-Depth scanning order for a 16x16 coefficient map with 3 levels of decomposition




Figure 3. Block Diagram of the Multiple (Successive) Quantization Scheme

Multiple (successive) quantization is taken as the quantization scheme (see Fig. 3) in the MPEG-4 still texture coding. Each quantization step will generate one (SNR) scalability layer. Assume that there are N scalability layers, the MQ procedure is described as follows. The wavelet coefficients will be quantized with scalar quantizer Q_a at first quantization step, and then the reconstructed values are subtracted from the original wavelet coefficients to get the residuals. At the second step, these residuals are quantized by a finer quantizer O_{i} , and the reconstructed values are subtracted from the residuals of the first quantization step. The following quantization steps are performed with finer quantizers in a similar way. This procedure will continue until the N_{th} quantization is performed on the coefficients. After the quantization of each scalability layer, the quantized coefficients of the current scalability layer will be assigned the corresponding symbols and the symbols are encoded by using the arithmetic coder.

III. DESIGN ANALYSIS AND IMPLEMENTATION STRATEGY

In this section, we will highlight the architecture design on the MQ scheme and TDS method. Since the TDS method combined with MQ scheme leads to the irregular data flow for various scalability requirements, the design effort should be spent on arranging data flow such that maximal hardware utilization can be achieved. In addition, a mechanism that allows efficiently accessing the parent and children of each coefficient is also discussed. Moreover, POT quantization method is proposed to substantially reduce hardware complexity for division arithmetic of generic quantization with very few bit-rate increases.




Figure 4. Block diagram of the proposed zerotree coding architecture

A. Tree-Depth Scanning

Fig. 4 illustrates the block diagram of the zerotree coding. The AC coefficients are read out from external frame memory into on-chip tree memory first, and then they are quantized and assigned symbols at the symbol assignment (SA) stage. After that, they are stored back to tree memory. At the symbol generation (SG) stage, they are scanned again such that the final symbols for successive arithmetic coder can be generated. At the SA stage, each wavelet tree needs to be transversed twice so as to determine the required symbols for all coefficients. First pass assigns one of the four symbols for all the coefficients of current wavelet tree. After that, the second pass determines the symbol ZTR D to the children of previous coefficients assigned as ZTR or VZTR. Owing to the zerotree coding algorithm, topdown scanning order will lead to recursive nature in the first pass of the SA stage. As a result, the bottom-up order is adopted for the first pass such that the recursive nature can be removed.

The ZTR D symbol would not be assigned until the locations of ZTR and VZTR are decided in the first pass. The straightforward implementation is to rescan the wavelet-tree and assign the ZTR D in the second pass, but this will lead to 50% memory access increase. Another approach is to assign ZTR D with VZTR or ZTR at the same time. That is, once a coefficient is marked VZTR or ZTR, its children are re-marked ZTR D immediately. However, this leads to multiple memory accesses (one current coefficients and its four children) to on-chip memory at one cycle. To overcome this problem, a ZTR D candidate symbol registration strategy is employed. A flag register is associated with each element of the tree buffer to indicate whether the element is a ZTR D candidate at the SA stage. At the SG stage, we only need to check the flag register to judge whether a ZTR D symbol should be output. This approach, which employs the time-multiplexing concept, can unfold the memory accesses in time domain to achieve the zerotree coding. Fig. 5 shows this ZTR_D candidate registration strategy.




Figure 5. Memory organization and flag register for symbol registration

An on-chip memory is maintained to reduce the memory access to external frame memory at the SA stage. The minimal essential on-chip memory size is one wavelet tree. The tree-depth scan will lead to irregular data flow. However, by using a proper memory organization and addressing technique the irregular data flow can be effectively removed. Coefficients are stored in the on-chip memory with the same order as the treedepth scanning method to facilitate the sequential data output order to the arithmetic coder at the SG stage. Since the scan order can be the bottom-up and top-down tree-depth scans at the SA stage, the entry point (first coefficient) address of each level should be indicated such that the other coefficients can be easily located. On the other hand, at the SA stage, the parent coefficient needs to be located to pass the significance information of its children, and the ZTR D assignment needs to locate the children of current coefficients. Namely, the parent and children of each coefficient may be accessed at the SA stage. For this, the symbol registration strategy can be applied both for ZTR_D assignment and significance information (zerotree root) passing. The following problem then becomes how to address the required parent or children locations in the tree buffer for the current coefficient. Actually, since the wavelet tree is a 4-ary tree, the locations of parent and children can be easily addressed by (1) and (2) respectively. Namely, with the proposed memory organization, no complicated addressing mechanism is required.




Figure 6. Available bit-rates for POT quantization

parent location =
$$\frac{i}{4} - 1$$
 (1)
where *i* is the location of the fourth child

children location = $i \times 4 + j$ where i is the location of the parent. j = 1, 2, 3, 4

(2)

B. POT Quantization Scheme

The hardware complexity of the quantization implementation supporting user-defined coefficients (generic) is much higher than that of the quantization using constant coefficients. With the scalability features in MPEG-4, the number of quantization operations for each coefficient will be proportional to the number of scalability layers. This will lead to very high hardware complexity. As a consequence, the POT quantization scheme is proposed to reduce the hardware complexity. In this scheme, the quantization coefficients are constrained to only power of 2 integers. The division arithmetic is thus simplified to right-shift arithmetic. However, the POT quantization leads to the signification reduction of legal quantizers and thereby the available bit-rates. Fortunately, available bit-rates are concentrated in the low bit rate region although the number of bit-rates is limited, as shown in Fig. 6. Accordingly, the POT quantization still facilitates the low hardware complexity for the low bit-rate image coding and meets the low bit-rate goal. On the other hand, bit-rate variations are smaller than 4% if the quantization coefficients of the finest quantization stage are the same among different MQ combinations [12]. This means that MQ scheme combined with the POT quantization has very similar performance if the finest quantization stage employs the same quantization coefficients.

C. Architectural Analysis

As mentioned previously, one two-port SRAM is employed as the on-chip wavelet-tree memory and one set of flag registers are associated with tree memory for symbol registration. The number of memory accesses to the on-chip tree memory is twice per pixel in each scalability layer. Table 1 lists the comparison of memory access between several approaches. The memory access of the MPEG-4 VM is calculated from its recursive code. OZONE [9] and Bae's [10] architecture also adopts one wavelet tree memory organization to reduce the memory access. The proposed symbol registration technique can further reduce the access. Thus, our design can have 27% reduction of memory accesses compared to MPEG-4 VM, and 11% reduction compared to OZONE and Bae's memory organization. In summary, except lighter on-chip tree memory access, ZTR D assignment does not impose any burden on the tree memory due to the registration strategy. Besides, the memory addressing for TDS is simple and no complicated address generator is required.

IV. IMPELMENTATION

Since the zerotree coding did not involve many complex arithmetic operations but data assignment operations, this implementation is basically a memory dominant design. As a consequence, the memory resource allocation plays a very important role to achieve the hardware-efficient design. Because one wavelet-tree coefficients are processed in opposite order between SA

and SG stage, an extra tree buffer in between is required. Besides, for supporting the spatial scalability, the quantization order is opposite of the SA stage. Another extra tree memory is required to achieve the 100% utilization of each hardware modules. However, the cost of using two extra tree memories is too high. By considering the throughput/cost tradeoff, the prototype implementation employs one tree memory. In such implementation, half throughput performance is achieved. The features of the prototype chip are listed in Table 2.

The entire architecture was designed and verified using RTL-Verilog, and synthesized with a 4-layer-metal 0.35µm CMOS cell library using SYNOPSYS design complier. It was also fabricated using 0.35µ TSMC 1P4M CMOS technology. The chip size is 3.1x3.1 mm², and the post-sim clock frequency is 100MHz. At such rate, this chip can process 30 4-CIF frames per second with 5 spatial layers and 3 quality layers. Table 3 lists the specifications of the prototyping chip.

V. CONCLUSIONS

In this paper, we have presented an efficient architecture of MQ scheme and TDS method for MPEG-4 still texture coding. By employing the proposed memory organization and symbol registration strategy, memory access can be reduced 20-30% compared with MPEG-4 VM. Moreover, the addressing technique based on the 4-ary property of wavelet tree scanning can reduce the hardware complexity. Besides, the MO scheme combined with the POT quantization method is proposed to reduce the hardware complexity due to the removing of division arithmetic. By means of novel architecture and memory resource allocation, the best throughput/cost tradeoff is achieved. The prototyping chip is implemented using the TSMC 0.35µm CMOS technology. This architecture can process 30 4-CIF frames per second with 5 spatial layers and 3 SNR layers scalability at 100 MHz clock frequency.

REFERENCES

- [1]. J. M. Shapiro. "Embedded image coding using zerotree of wavelet coefficients." *IEEE Transactions on Signal Processing*, vol.41. pp.3445-3462, Dec. 1993.
- [2]. P. Srisram and M. W. Marcellin. "Image coding using wavelet transforms and entropy-constraint trellis coded quantization." *IEEE Transactions on Image Processing*, vol.4 pp.725-733. June 1995.
- [3]. S. A. Martucci. I. Sodagar. T.Chiang. and Y. Q. Zhang. "A zerotree wavelet video coder." IEEE Transactions on Circuits and Systems for Video Technology, vol.7, pp.109-118. Feb. 1997.
- [4]. J. Liang. "The predictive embedded zerotree wavelet (PEZW) coder: Low complexity image coding with versatile functionality," Proc. of IEEE Conference on Acoustics, Speech and Signal Processing (ICASSP'99), pp. 1413-1416, 1999.
- 5]. International Standard DIS 10918, Digital Compression and Coding of Continuous-Tone Still Images. ISO/IEC.
- [6]. ISO/IEC FDIS 14496-2: Information Technology Generic Coding of Audio-Visual Objects. Atlantic City: ISO/IEC.
- 7]. P. P. Vaidyanathan. *Multirate systems and filter banks*. Prentice Hall. Inc., 1993.
- [8] J. M. Shapiro. "A fast technique for identifying zerotrees in the EZW algorithm." Proc. of IEEE Conference on Acoustics. Speech and Signal Processing (ICASSP'96), pp.1444-1448, 1996.
- [9] B. Vanhoof, M. Peon, G. Lafruit, J. Bormans, L. Nachtergaele, and I. Bolsens, "A scalable architecture for MPEG-4 wavelet quantization," *Journal of VLSI Signal Processing*, vol.23, no.1, pp.93-107, 1999.
- [10]. J. Bae and V. K. Prasanna. "A fast and area-efficient VLSI architecture for embedded image coding." *Proc. of IEEE Conference on Image processing (ICIP)*. vol.3. pp.23-26. 1995
- [11] L. minn Ang. H. N. Cheung, and K. Eshraghian, "VLSI architecture of significance map coding of embedded zerotree wavelet coefficients." Proc. of IEEE Asia-Pacific Conference on Circuits and Systems. pp.627-630, 1998.
- [12], Z. L. Yang. "Architecture Design for the Tree-Depth Scanning of MPEG-4 Still Texture Coding". master thesis. Dept. of Elec. Eng. National Taiwan University. June 2000.

Table 1. Comparison of memory access between several approaches

	Memory Size	Memory Access	Normalizd Access	Locate Parent	Locate Children
MPEG-4 VM	405.504	4.426.488	l	Recursive	Easy
OZONE [9]	341	3.628.152	0.82	Easy	NA
Bae [10]	341	3.628,152	0.82	Easy	NA
Proposed	341	3.228.984	0.73	Easy	Easy

Table 2. Features of the prototype chip

Quantization	MQ (SQ included)
Scanning method	Tree-depth
Max. decomp. levels	5
Max. spatial layers	5
Max. SNR layers	5
Quantization coeff.	Power of 2 integers

Table 3. Specification of the prototype chip

Technology	0.35 µm TSMC 1P4M CMOS
Area	3098.4x3091.2 μm ² (Die)
	2311.2x2304 µm² (Core)
	300k transistors (memory included)
	1.4k Bytes SRAM
Supply Voltage	3.3V
Colck Rate	100 MHz
Power	260 mW@100 MHz
Picture Format	4CIF
Scalability	5 spatial and 3 SNR layers
Performance	30 tps