A compact layout technique to minimize high frequency switching effects in high speed circuits | IEEE Conference Publication | IEEE Xplore