A new logic synthesis and optimization procedure | IEEE Conference Publication | IEEE Xplore