Custom VLSI design of efficient low latency and low power finite field multiplier for Reed-Solomon codec | IEEE Conference Publication | IEEE Xplore