Control loop for optimization of power consumption in VLSI designs | IEEE Conference Publication | IEEE Xplore