VLSI architecture of dynamically reconfigurable hardware-based cipher | IEEE Conference Publication | IEEE Xplore