Design-for-ESD-reliability for high-frequency I/O interface circuits in deep-submicron CMOS technology | IEEE Conference Publication | IEEE Xplore