Evaluation of substrate noise in CMOS and low-noise logic cells | IEEE Conference Publication | IEEE Xplore