Sample-reset loop filter architecture for process independent and ripple-pole-less low jitter CMOS charge-pump PLLs | IEEE Conference Publication | IEEE Xplore