A new PLL design for clock management applications | IEEE Conference Publication | IEEE Xplore