Energy-efficient skewed static logic design with dual Vt | IEEE Conference Publication | IEEE Xplore