A carry-select-adder optimization technique for high-performance Booth-encoded Wallace-tree multipliers | IEEE Conference Publication | IEEE Xplore